Add newsletter@virtium.com to your address book or Reply Email | Trouble viewing this email? Go Here.
Virtium

 

Welcome to the second issue of the Virtium Technology e-letter. Our goal is to bring you vital ideas and information that you can use. We welcome your ideas, too. Please send any feedback or suggestions to us at newsletter@virtium.com
 
In This Issue: July 2007

2. IBIS Simulation 
3. Memory Industry News
Spotlight

Virtium

Get a complimentary Dilbert 2008 calendar by visiting www.RAMpedia.com
 

Virtium










RAMpedia is a DRAM memory encyclopedia and memory toolbox that saves you time by providing technical information on motherboards, chipsets, memory modules and DRAM components. It is also an informational website and technical engineering database to enhance your knowledge of DRAM memory technology and to stay informed with current memory industry news.

Take the Guesswork out of Signal Integrity and Timing Margin Analysis of DRAM Memory Sub-systems

Virtium
IBIS memory simulations and eye-diagram analysis has become an important tool for memory-system design now that setup/hold times for DDR2-800/1066 and DDR3 leave little room for SI error. Simulation will validate memory sub-system design prior to implementing in hardware and accelerate the design cycle by getting new technology to market faster and with less design changes to lower overall development cost. We invite you to learn more about this important subject, and get a Dilbert 2008 calendar. Read More...
Memory Industry News

 
Intel may stop pushing FB-DIMM for server, say makers
 
JEDEC DDR3 Workshop on October 3-4, 2007 in San Jose, California
 
PUBLICATION OF JEDEC DDR3 SDRAM STANDARD
 
New Freescale Flexis Microcontrollers for 8- and 32-bit architectures
 
PICMG forms Rugged MicroTCA subcommittee
 
Freescale and Tundra Semiconductor Introduce AMC single-width form factor Development Platform Enabled by RapidIO®
 
Intel now offering memory scrubbing technology called Double Device Data Correction (DDDC).
 
IBM patents external DRAM box.
 
The SCOPE Alliance Releases Its AMC Port Map Gap-Analysis v1.0
 
SoC SDRAM memory subsystem reference design from Sonics and Synopsys

Tell us what you think
If you have questions about the newsletter or would like to submit a suggestion, send us a note.

To unsubscribe, please send a reply e-mail with UNSUBSCRIBE in the subject line of your e-mail or send email to newsletter@virtium.com. Thank you.

Virtium Technology, 30052 Tomas, Rancho Santa Margarita, CA 92688 Phone: 949.888.2444 www.virtium.com


Send to a Friend